Flip-Flop Timing Parameters and Circuit Behavior Analysis

Preview (4 of 11 Pages)

100%

Purchase to unlock

Loading page image...

Flip-Flop Timing Parameters and Circuit Behavior AnalysisQuestion 1Which of the following flip-flop timing parameters indicates the time it takes a Q output to respond to aninput?Question 1 options:tw(1), tw(h)fmaxts, thtphl, tplhSaveQuestion 2Asynchronous flip-flop preset and clear inputs generally:Question 2 options:cause the outputs to change states depending on the SR, JK, or similar controllinginputs.cause the outputs to change states as soon as theinput clock makes the desiredtransition.clear the inputs so the flip-flop can start over.act as manual overrides that cause the outputs to change states regardless of theinputs or clock transitions.SaveQuestion 3Thesetup timeof aclocked flip-flop is:Question 3 options:the maximum amount of time that an output must remain stable after an activeclock transition.the minimum amount of time that an output must remain stable before an activeclock transition.theminimum amount of time that an input must remain stable before an activeclock transition.the minimum amount of time that an input must remain stable after an active clocktransition.SaveQuestion 4The symbol for a flip flop has a small triangle-and no bubble-on its clock (CLK) input. The triangleindicates:Question 4 options:the FF is level active and can only change states when the CLOCK = 1.

Loading page image...

the FF is edge-triggered and can only change states when the clock goes from 1 to0.theFF is an active LOW device and can only change states when the CLOCK = 0.the FF is edge-triggered and can only change states when the clock goes 0 to 1.SaveQuestion 5A negative-edge-triggered J-K flip-flop is presently in the CLEAR state.Which of the following inputconditions will cause it to change states?Note:PGT: Clock transition from '0' to '1'NGT: Clock transition from '1' to '0'Question 5 options:CLK = PGT, J = 1, and K = 0CLK = PGT, J = O, and K = 1CLK = NGT, J = O, and K = 1CLK = NGT, J = 1, and K = 0SaveQuestion 6The difference between a D-latch and an edge-triggered D-type flip-flop is that the latch:Question 6 options:always "latches" the Q output to the D input regardless of other inputs.iscontrolled by the logic level at its ENABLE input rather than a CLK transition.always "latches" the Q output to the complement of the D input regardless of otherinputs.triggers on either the rising or falling edge of an ENABLE signal rather than theCLK input logic level.SaveQuestion 7

Loading page image...

The preset and clear inputs to a J-K flip-flop are HIGH (1). Which of the following is true?Question 7 options:The Q output is immediately set to 1.The flip-flop is free to respond to its J, K,and clock inputs.The Q output is in an ambiguous state.The Q output is immediately cleared.SaveQuestion 8What is one disadvantage of an R-S flip-flop?Question 8 options:It has no Enable input.It has only a single output.Ithas an invalid state.It has no CLOCK input.SaveQuestion 9If both inputs of an S-R flip-flop are low, what will happen when the clock goes high?Question 9 options:An invalid state will exist.No change will occur in the output.Theoutput will reset.The output will toggle.Save

Preview Mode

This document has 11 pages. Sign in to access the full document!

Report

Study Now!

Document Details

Related Documents

Lab 9 Energy Skate Park

Common Electric Meters Used in the Industry

Experiment #17 DC Circuits Colin McCormick

Student Exploration Circuit Builder Build and Test

IS 3413 M03 Lab Signal Coding

Computed and digital radiography notes

How to Repair a Broken HDMI Port-A Step-by-Step Gu

Bridge Rectifier and its Analysis: A Study of Output Voltage and Ripple Effects

FM Receiver Design and Functionality: Analysis of Key Stages and Components Week 6 Assignment

Test Bank for Elemental Geosystems, 9th Edition

Company

Explore

Study Tools